


REMARKS

Claims 1, 4-14 and 16-19 are pending in the application. Claims 1, 4, 12, 13 and 16 have been amended herein. Claims 2, 3 and 15 have been canceled. Favorable reconsideration of the application, as amended, is respectfully requested.

I. REJECTION OF CLAIMS 1-19 UNDER 35 USC §102(b)

Claims 1-19 stand rejected under 35 USC §102(b) based on *Goto et al.*
Applicants respectfully request withdrawal of the rejection for at least the following reasons.




between each of the two overhanging portions of the current confining layer and a part of the surface of the first Group III-V compound semiconductor. Still further, the gap is not filled by the third Group III-V compound semiconductor. For example, Fig. 10 of the present application (reproduced above) illustrates how the gaps between the overhanging portions of the current confining layer (75) and part of the surface of the first Group III-V compound semiconductor (72a) are not filled by the third Group III-V compound semiconductor (76).

As is described in the present application, such gaps are advantageous at least for the reason that the width W2 of the contact portion between the first and second optical guides 72a and 72b can be smaller than the width of the insulating film 73. The gaps have a higher degree of insulating property than the semiconductors and constitute a high barrier to holes that might be injected, thus significantly contributing to confining the current to a narrow area. (See, e.g., Spec., paragraph bridging pages 30-31).

Goto et al.:

FIG. 6



Goto et al.

The Examiner points to Figs. 6 and 8 of *Goto et al.* as teaching the invention as claimed. However, as is clearly noted in Fig. 6 of *Goto et al.* (reproduced above), *Goto et al.* does not teach or suggest gaps between the overhanging portions of the current blocking layer (6) and cladding layer (5) which are not filled by the dual stripe portion 53. Furthermore, *Goto et al.* does not teach or suggest the above-discussed advantages associated with such gaps.

For at least the above reasons, applicants respectfully submit that *Goto et al.* does not teach or suggest a semiconductor light-emitting element as recited in claims 1 and 12. Applicants respectfully request withdrawal of the rejection of claims 1, 12 and the claims dependent therefrom.

III. CONCLUSION

Accordingly, all claims 1-19 are believed to be allowable and the application is believed to be in condition for allowance. A prompt action to such end is earnestly solicited.

Should the Examiner feel that a telephone interview would be helpful to facilitate favorable prosecution of the above-identified application, the Examiner is invited to contact the undersigned at the telephone number provided below.

Application No.: 10/537,868

Should a petition for an extension of time be necessary for the timely reply to the outstanding Office Action (or if such a petition has been made and an additional extension is necessary), petition is hereby made and the Commissioner is authorized to charge any fees (including additional claim fees) to Deposit Account No. 18-0988.

Respectfully submitted,

RENNER, OTTO, BOISSELLE & SKLAR, LLP

/Mark D. Saralino/

Mark D. Saralino
Reg. No. 34,243

DATE: December 17, 2006

The Keith Building
1621 Euclid Avenue
Nineteenth Floor
Cleveland, Ohio 44115
(216) 621-1113